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ABSTRACT
A design methodology for a multi-band phase shifter using a metamaterial-based
transmission line was developed. This method is different in that the loaded-line phase
shifter has a phase shift of 90 ◦ at the center frequencies of both bands instead of −90 ◦
and −270 ◦. The method was validated using simulation and measured results.
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CHAPTER 1. INTRODUCTION
Phase shifters are used in several different microwave and RF applications,
including phased array antennas, radar systems, and phase noise measurement
systems. The current research on metamaterial-based phase shifters is very limited.
The research relies on simulations to provide the values for the metamaterial portion of
the phase shifter, a method that can be prone to errors. The methodolgy developed
here provides analytically computed values for the metamaterial transmission line
before the circuit is simulated. These values were validated with both simulation and
measured results.
An interesting aspect of this research is that there is very limited information
about the electrical design and electrical performance of thermal reliefs at higher
frequencies. To explore this aspect further, simulations were performed using a
circuit simulator and a 2.5-D electromagnetic simulator to determine the electrical
performance of the thermal reliefs.
1.1. An Introduction to Metamaterials
Metamaterials are artificial media with properties not readily available in
nature. Examples of metamaterials include electromagnetic band gaps, artificial
magnetic conductors, and double-negative or left handed materials [1]. Electromag-
netic band gap structures have frequency bands (band gaps) where electromagnetic
waves cannot propagate as shown in Figure 1 [1]. Artificial magnetic conductors
have a normal reflection phase of 0 ◦ at the resonant frequency as shown in Figure 2
[1]. Double-negative or left handed materials have both a negative permittivity and
permeability, giving a negative phase velocity.
1.2. Metamaterial-Based or Left-Handed Transmission Lines
The metamaterial structure that is used in this work is the left-handed (LH)
transmission line. The advantage of a left-handed transmission line is that the phase
1
Figure 1. Electromagnetic Bandgap Metamaterial.
Figure 2. Artificial Magnetic Conductor.
shift is negative as the signal moves down the transmission line. As shown in (1.1) and
(1.2) the exponential term of the left-handed transmission line is positive compared
to negative as for a right-handed (RH) transmission line. However, the flow of energy
is still the same as defined by the Poynting vector. The negative phase shift of the
left-handed transmission line was verified by plotting (with Matlab) the phase versus
distance of both (1.1) and (1.2).
1.2.1. Previous Work
Caloz and Itoh [2] applied the theory of left-handed transmission line to the
realization of a microstrip based left-handed transmission lines. Braaten and Scheeler
2
[3] derived the equations for the Bloch impedance, propagation constants and phase
velocity for the infinite periodically loaded structure and the infinite periodic structure
with loads that are in series and parallel.
v(z) = V +e−jβz (1.1)
and
v(z) = V +ejβz. (1.2)
Where
v(z) = the voltage along the transmission line
V+ = the incident voltage on the transmission line
β = the propagation constant of the transmission line
z = the position along the transmission line
1.3. Metamaterial Transmission Line Design
1.3.1. A Review of the Analysis
When analyzing any type of transmission line, one needs to obtain expressions
for the propagation constant, phase velocity, and the impedance. Figure 3 shows the
equivalent circuit for an infinitely long transmission line that is periodically loaded.
The voltage and current on either side of the nth unit cell is expressed with the
following ABCD matrices:
Vn
In
 =
A B
C D

Vn+1
In+1
 . (1.3)
3
Figure 3. Infinitely Long Periodically Loaded Transmission Line.
The ABCD matrix of the unit cell is composed of three distinct ABCD matrices [4]:
transmission line of length d/2 ⇒
 cos θ2 jZ0 sin θ2
jY0 sin
θ
2
cos θ
2
 , (1.4)
shunt element ⇒
 1 0
jb 1
 , (1.5)
and
transmission line of length d/2⇒
 cos θ2 jZ0 sin θ2
jY0 sin
θ
2
cos θ
2
 . (1.6)
In (1.2) through (1.4), θ = βd where β is the propagation constant of the transmission
line and d is the length of the unit cell. Appendix A gives the details of how the ABCD
matrix was derived for the d/2 transmission line. When the matrices are normalized
to Z0, (1.2) through (1.4) reduce to the following:
transmission line of length d/2 ⇒
 cos θ2 j sin θ2
j sin θ
2
cos θ
2
 , (1.7)
shunt element ⇒
 1 0
jb 1
 , (1.8)
4
and
transmission line of length d/2 ⇒
 cos θ2 j sin θ2
j sin θ
2
cos θ
2
 . (1.9)
To determine the ABCD matrix for the infinitely long, periodically loaded transmis-
sion line, matricies (1.5) through (1.7) are multiplied together. This then gives
A B
C D
 =
 cos θ2 jZ0 sin θ2
jY0 sin
θ
2
cos θ
2

 1 0
jb 1

 cos θ2 jZ0 sin θ2
jY0 sin
θ
2
cos θ
2
 , (1.10)
which results in the complete ABCD matrix for the infinitely long, periodically loaded
transmission line (refer to Appendix B):
A B
C D
 =
 (cos θ − b2) j(sin θ + b2 cos θ − b2)
j(sin θ + b
2
cos θ + b
2
(cos θ − b
2
sin θ)
 . (1.11)
For a wave propagating in the +z direction, the voltage and current can be written
as
V (z) = V (0)e−γz (1.12)
and
I(z) = I(0)e−γz, (1.13)
respectively. Since the transmission line is infinitely long, the nth terminal voltage and
current and the subsequent terminal voltage and current differ only by the propagation
factor. This then gives the following for the n+1 terminal voltage and currents:
Vn+1 = Vne
−γz (1.14)
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and
In+1 = Ine
−γz. (1.15)
This can be written in terms of an ABCD matrix asVn
In
 =
A B
C D

Vn+1
In+1
 =
Vn+1eγd
In+1e
γd
 . (1.16)
Subtracting the right side matrix from both sides of (1.14) yields:
A B
C D

Vn+1
In+1
−
Vn+1eγd
In+1e
γd
 = 0 (1.17)
and A− eγd B
C D − eγd

Vn+1
In+1
 = 0. (1.18)
The determinant of the above matrix must equal zero if the solution is nontrivial [5]:
AD + e2γd − (A+D)eγd −BC = 0. (1.19)
For a reciprocal device: AD-BC = 1. This is derived in Appendix C. This then gives
1 + e2γd − (A+D)eγd = 0. (1.20)
This yields
eγd + e−γd = A+D. (1.21)
Using the definition of the hyperbolic cosine,
cosh γd =
eγd + e−γd
2
. (1.22)
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Substituting the values for A and D (from 1.11) yields
cosh γd =
A+D
2
= cos θ − b
2
sin θ (1.23)
and
coshαd cos βd+ j sinhαd sin βd = cos θ − b
2
sin θ. (1.24)
. Now, the right-hand side of (1.23) is always a real number, therefore either α or β
must be equal to 0. For illustration, consider the following cases, which are based on
the derivations provided in Appendix E.
Case 1: α = 0 and β 6= 0
This is the non-attenuating propagating wave and it defines the pass-band of
the transmission line. Thus
cos βd = cos θ − b
2
sin θ. (1.25)
If the right side of 1.25 is less then or equal to 1, β can be determined. There can be
an infinite number of values for β.
Case 2: α 6= 0 and β = 0
This is a non-propagating attenuating wave, so it defines the stop-band of the
transmission line. Since the line is lossless, power is not dissipated, but is reflected
back to the input. Thus,
coshαd =
∣∣∣∣cos θ − b2 sin θ
∣∣∣∣ ≥ 1. (1.26)
If cos θ − b
2
sin θ ≤ −1, (1.26) can be obtained from (1.24) by letting β = pi. Then
all of the lumped loads are λ
2
apart. This yields an input impedance the same as if
β = 0.
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Therefore the periodically loaded line will have either pass-bands or stop-bands,
depending on the frequency and the normalized susceptance loads. This will then
permit the structure to be viewed as a type of filter.
Now that an expression for the propagation constant has been determined, the
Bloch impedance cell will be determined. The Bloch impedance is defined as the
characteristic impedance of the waves on the structure [6]. The Bloch impedance is
given by
ZB = Z0
Vn+1
In+1
. (1.27)
From (1.18),
(A− eγd)Vn+1 +BIn+1 = 0 (1.28)
and
Vn+1
In+1
=
−B
A− eγd . (1.29)
Therefore
ZB =
−Z0B
A− eγd . (1.30)
From (1.19) (repeated here for ease of reading), an expression for eγd is determined
to be:
e2γd − (A+D)eγd + 1 = 0. (1.31)
The Bloch impedance is then
Z±B =
−2Z0B
2A− (A+D)∓√(A+D)2 − 4 (1.32)
or
=
−2Z0B
A−D ∓√(A+D)2 − 4 . (1.33)
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Since the cell is symmetric, A = D and
Z±B =
±Z0B√
A2 − 1 . (1.34)
Z+B defines a positively traveling wave, and Z
−
B is for a negatively traveling wave.
There are two cases to consider here.
Case 1: α = 0 and β 6= 0
From (1.23) and since the network is symmetrical (A = D),
cosh γd =
A+D
2
=
A+ A
2
= A. (1.35)
The magnitude of A will always be less than or equal to 1 (refer to Appendix E for
the analysis). Since B is always imaginary (refer to 1.11) then the Bloch impedance
is real since the denominator is also imaginary.
Case 2: α 6= 0 and β = 0
For Case 2, A will always be greater than or equal to 1 (refer to Appendix E
for the analysis). Then the Bloch impedance will be imaginary.
1.4. Infinite Periodic Structure with Loads that are in Series and Parallel
Transmission lines (both RH and LH) can be modeled with series and parallel
lumped components. The next step is to derive the impedance and propagation
constant of this transmission line model.
In Figure 4, the unit cell is composed of a series element, a shunt element, and
another series element. The ABCD parameters are [4]:
Series Element ⇒
1 ZS
0 1
 , (1.36)
9
Figure 4. Generalized Infinite Periodic Transmission Line with Series and Parallel Loads.
Shunt Element ⇒
 1 0
1
ZP
1
 , (1.37)
and
Series Element ⇒
1 ZS
0 1
 . (1.38)
Now the three ABCD matrices are combined to give the final ABCD matrix for the
unit cell: A B
C D
 =
1 ZS
0 1

 1 0
1
ZP
1

1 ZS
0 1
 , (1.39)
so that A B
C D
 =
1 + ZsZp Zs
1
Zp
1

1 ZS
0 1
 , (1.40)
and, finally, A B
C D
 =
1 + ZsZp 2Zs + Z2sZP
1
Zp
1 + Zs
Zp
 . (1.41)
Now that the ABCD matrix for the unit cell has been derived, the impedance
and propagation constant will be determined. The analysis is very similar to
the infinitely long, periodically loaded transmission line analyzed previously. The
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determinate of (1.41) must equal 0 if the solution is nontrivial [5], implying
AD + e2γd − (A+D)eγd −BC = 0 (1.42)
For a reciprocal device: AD-BC = 1
1 + e2γd − (A+D)eγd = 0 (1.43)
A+D = eγd + e−γd (1.44)
Substitute the values for A and D from (1.41) and using the definition of the
hyperbolic cosine (1.22) yields:
cosh γd =
A+D
2
= 1 +
Zs
Zp
. (1.45)
Since
γ = α + jβ (1.46)
then
cosh [(α + jβ)d] = 1 +
Zs
Zp
. (1.47)
1.5. Bloch Impedance Derivation
Case 1 (α = 0 and β 6= 0)
Using the trignometric identity [cosh (jβd) = cos (βd),] equation (1.47) gives the
following:
cos (βd) = 1 +
Zs
Zp
. (1.48)
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The Bloch impedance is given by:
ZB =
−Z0B
A− eγd . (1.49)
Solving for eγd from (1.43) gives
eγd =
(A+D)±√(A+D)2 − 4
2
. (1.50)
Solving for ZB yields (refer to Appendix F for the complete derivation) the
following:
ZB = −Z0
√
Zs(2Zp + Zs). (1.51)
The next step is to define the Bloch impedance in terms of the series and parallel
elements that were used to define the transmission line. For the right-handed (RH)
transmission line, the series elements are inductors.
Zs =
jωL
2
. (1.52)
Note: the inductor value is divided by 2 since there are two identical inductors in the
unit cell. The shunt elements are capacitors with
Zp =
1
jωC
. (1.53)
Rewriting (1.48) (where the subscript R is used to denote the RH transmission line)
yields:
cos βRd = 1 +
jωL
2
1
jωC
= 1 +
−ω2LC
2
(1.54)
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Equation (1.49) is rewritten as
ZBR = −Z0
√
jωL
2
(
2
1
jωC
+
jωL
2
)
= −Z0
√
L
C
− ω
2L2
4
= −Z0
√
4L− ω2LC
4C
(1.55)
= −Z0
√
4L
4C
− ω
2L2C
4C
= −Z0
√
L
C
− L
C
ω2
ω2CR
= −Z0
√
L
C
(
1− ω
2
ω2CR
)
(1.56)
where
ω2CR =
(
2√
LC
)2
. (1.57)
For the left-handed (LH) transmission line the, series element is a capacitor with
Zs =
1
j2ωC
. (1.58)
Again the 2 in the denominator occurs since there are two capacitors in the unit cell.
The shunt element is an inductor with
ZP = jωL. (1.59)
Therefore
cos (βLd) = 1− 1
2ω2LC
(1.60)
and
ZBL = −Z0
√
1
j2ωC
(
j2ωL+
1
j2ωC
)
= −Z0
√
L
C
− 1
4ω2C2
= −Z0
√
L
C
(
1− ω
2
CL
ω2
)
(1.61)
where
ω2CL =
(
2√
LC
)2
. (1.62)
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1.6. Propagation Constant and Phase Velocity Derivations
The propagation constant and phase velocity derivations for both RH and LH
transmission lines are presented in this section.
1.6.1. Right-Hand Transmission Line
The starting point will be (1.54) (repeated here for ease of reading) which is
cos βRd = 1 +
−ω2LC
2
. (1.63)
Next, (1.63) is rewritten using a MacLaurin Series expansion in the following manner:
cos (βRd) ≈ cos (0) + βRd sin (0)− (βRd)
2
2!
cos (0). (1.64)
The truncation error for terminating this series after the third element is less
then 10% (see Appendix D for the truncation error analysis). Substituting (1.64) into
(1.63) yields:
cos βRd ≈ 1− (βRd)
2
2!
= 1− −ω
2LC
2
. (1.65)
Solving for βRd gives
βRd = ω
√
LC. (1.66)
Then the phase velocity is
VφR =
ω
βR
=
d√
LC
> 0 (1.67)
and the group velocity is
VgR =
(
∂βR
∂ω
)−1
= VφR > 0. (1.68)
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1.6.2. Left-Hand Transmission Line
Begin with (1.60) (repeated here for ease of reading) which is
cos βLd = 1− 1
2ω2LC
. (1.69)
The process is identical to the right-hand transmission line where
cos βLd ≈ 1− (βLd)
2
2!
= 1− 1
2ω2LC
. (1.70)
The phase constant is given by
βLd =
−1
ω
√
LC
(1.71)
and the phase velocity is
VφL =
ω
βL
= −ω2d
√
LC < 0. (1.72)
Finally, the group velocity is the following:
VgL =
(
∂βL
∂ω
)−1
= −VφL > 0. (1.73)
1.7. Dispersion
An important part of any wideband structure is its dispersion. Dispersion occurs
since waves at different frequencies will have different velocities. This can lead to
deformed waveforms at the end of the structure. The propagation constants for the
RH and LH transmission lines are
βRd = ω
√
LC > 0 (1.74)
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and
βLd =
−1
ω
√
LC
< 0. (1.75)
Now solving for ω in each equation gives
ω =
βRd√
LC
(1.76)
and
ω =
−1
βLd
√
LC
. (1.77)
Equations (1.76) and (1.77) are plotted in the Figures 5 and 6.
Figure 5. Dispersion Diagram for a Right-Handed Transmission Line.
Now that the equations for the propagation constant and impedance have
been determined for the lumped-element transmission line, the design of the LH
transmission line can begin. A left-handed transmission line can be created by adding
series capacitance and shunt inductance to a right-handed transmission line as shown
in Figure 7. This is referred to as a combination right-left-handed transmission line
(CRLH). The series capacitance can be added by using an inter-digital capacitor.
The shunt inductance is added by using grounded stubs as shown in Figure 8. The
stub that creates L Left is between
λ
10
and λ
4
in length. If multiple stubs are needed
they typically have a spacing of λ
10
.
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Figure 6. Dispersion Diagram for a Left-Handed Transmission Line.
Figure 7. Lumped Element Representation of a Composite Transmission Line Unit Cell.
1.8. Calculation of the Series Capacitor and Shunt Inductor Values
At low frequencies, the CRLH is predominately LH and at high frequencies it is
RH. To insure that there are no discontinuites at the transition frequency (which is
given by ωC =
4
√
LLCLLRCR), βC = βR+βL and Z0L = Z0R [7]. These two conditions
are achieved by careful selection of the lumped element values that make up the CLRH
transmission line. The unit cells of the transmission lines can be modeled with lumped
elements (see Figures 9 and 10).
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Figure 8. Microstrip Implementation of a Composite Transmission Line Unit Cell.
Figure 9. Right-Handed Lumped-Element Transmission Line Unit Cell.
Figure 10. Left-Handed Lumped-Element Transmission Line Unit Cell.
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CHAPTER 2. PHASE SHIFTERS
2.1. Introduction
One of the main applications where phase shifters are used is in phased antenna
arrays. The phase shifters are used to adjust the location of the main lobe of the
array. This permits the beam to be steered electronically instead of mechanically.
This area has been dominated by the military and aerospace industries due to the
high cost of the arrays.
However, there are commercial applications that would benefit greatly from
phased arrays. Typically these applications are high data rate communications, such
as video conferencing, cruise ships, and airlines. Low earth orbit (LEO) satellites
may provide the needed infrastructure. LEO systems have three main advantages
over geostationary (GEO) satellites.
1. LEO orbits are typically less then 1000 km away instead of the 35,000 km for
the GEO. This provides an automatic power savings of 30 dB.
2. LEO satellites have a nearly imperceptible propagation delay. This is an
extremely important aspect for high data rate communications.
3. There is the possibility of a significant reduction in the cost of launching the
satellites.
Recently metamaterials (left-handed materials) have begun to appear in com-
mercial products. Left-handed materials are defined by the direction of the wave
vector k. In left-handed materials the left hand is used to curl the electric field into
the magnetic field, instead of the right hand for traditional materials (right-handed).
The advantage of using left-handed materials in the phase shifter is that the
phase shift can be centered on 0 ◦ as opposed to ±180 ◦ for a right-handed phase
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shifter. This is highly advantageous if there are several phase shifters in series. If
multiple right-handed phase shifters were used, an increase in group delay, physical
size and insertion loss will occur.
A reconfigurable phase shifter has the advantage that it can be used on several
different frequency bands. This would simplify the circuit design and dramatically
reduce the cost of the antenna array.
2.1.1. Previous Work on Phase Shifters
Several authors have analyzed the loaded-line phase shifter using ABCD ma-
trices for example, Garver [8], White [9], and Yahara [10]. Atwate [11] derived the
condition for symmetric switching about 90 ◦. Opp and Hoffman [12] defined three
classes of loading modes. Davis [13] developed equations to determine the operational
bandwidth of a loaded-line phase shifter.
2.1.2. Previous Work on Metamaterial-Based Phase Shifters
Recent published research [14] through [18] does not present a comprehensive
methodology for designing a metamaterial-based phase shifter, but relies on simula-
tion and/or building the phase shifter and then adjusting the component values to
obtain the desired results. While this is a valid technique, it is very time consuming
and prone to errors.
2.2. Phase Shifter Parameters
Basically any variable reactance in series or shunt across a transmission line can
be used to introduce a phase shift. The design parameters that need to be considered
when designing a phase shifter are:
• Phase Shift Range
• Phase Shift Increment
• Frequency of Operation
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• Bandwidth of Operation
• Physical Size
• Insertion Loss
• Return Loss (or Impedance Matching)
• Analog or Digital Control
2.3. Types of Phase Shifters
There are two main categories of phase shifters: ferrite and semiconductor. This
work will concentrate on semiconductor phase shifters. Semiconductor phase shifters
are divided into different categories based on how they produce the phase shift. The
basic categories are: switched line, loaded line, and reflection.
2.3.1. Switched Line Phase Shifter
One of the simplest phase shifters is the switched line (Figure 11). The delay
arm is physically longer; hence, it introduces a phase shift. The number of positions
on the switch can be increased to include additional phase shifts.
While this is a very simple and useful phase shifter, it is limited to a narrow
bandwidth of operation. Also this phase shifter is limited to discrete shifts; for
example, 22.5 ◦, 45 ◦, 90 ◦, and 180 ◦. If this frequency of operation is low, this phase
shifter can become very large.
Figure 11. Switched-Line Phase Switcher.
21
An important design parameter of the switched-line phase shifter is the isolation
between the two lines. Typically the isolation must be 20 dB or greater. If the
isolation is less than 20 dB there will be ripples in the amplitude and phase response.
The switches can be PIN diodes, FETs or MEMs. Electomechanical switches (relays)
are usually not used because of their slow switching speed and contact bounce.
2.3.2. Loaded Line Phase Shifter
The loads must be highly reflective and are typically capacitors or inductors.
The phase response of the loaded line (Figure 12) is usually flatter then the switched-
line phase shifter. The bandwidth of the loaded-line phase shifter is limited because
of the quarter-wavelength transmission line.
Figure 12. Loaded-Line Phase Shifter.
2.3.3. Reflection Phase Shifter
A reflection phase shifter is based on a quadrature hybrid (Figure 13). As with
the other phase shifters, this one has a limited bandwidth due to the hybrid. Also
the physical size of the phase shifter will become very large at low frequencies.
2.4. Phase Shifter Selection
Since a current need for low-cost phase shifters is in the cellular telephone area
which also means low frequency operation (900 MHz), the loaded line model (Figure
12) is the preferred choice.
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Figure 13. Quadrature Phase Shifter.
2.5. Design Procedure
The ABCD matrix of Figure 12 is equated to the ABCD matrix of a transmission
line of electrical length θ and characteristic impedance of ZC . Refer to Appendix G
for the derivation of the ABCD matrix for the network.
YL1 = GL1 +BL1 (2.1)
and
YL2 = GL2 +BL2. (2.2)
For this derivation, the shunt loads will be lossless (GL1 = GL2 = 0) and θ = βL.
The phase shifter matrix is the product of three matricies:
 1 0
jBL1 1

 cos βl jZC sin βl
jYC sin βl cos βl

 1 0
jBL1 1
 (2.3)
which simplifies to (refer to Appendix G for the complete derivation of (2.4))
 cos βl −BL1ZC sin βl jZC sin βl
jZC(2BL1YC cos βl + (Y
2
C −B2L1) sin βl cos βl −BL1ZC sin βl
 . (2.4)
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The matrix elements are:
A = cos βl −BL1ZC sin βl, (2.5)
B = ZC sin βl, (2.6)
C = ZC(2BL1YC cos βl + (Y
2
C −B2L1) sin βl, (2.7)
and
D = cosβl −BL1ZC sin βl. (2.8)
Network analyzers use S-parameters to measure RF or microwave circuits. S-
parameters can be expressed in terms of ABCD parameters. S11 is given by:
S11 =
BY0 − CZ0
2A+BY0 + CZ0
. (2.9)
Z0 is defined as the characteristic impedance of the input and output of the
phase shifter. Substituting (2.5) through (2.8) into (2.9) yields
S11 =
jY0ZC sin βl − jZ0ZC(2BL1YC cos βl + (Y 2C −B2L1) sin βl
E + F +G
(2.10)
where
E = 2(cos βl −BL1ZC sin βl), (2.11)
F = jY0ZC sin βl, (2.12)
24
and
G = jZ0ZC(2BL1YC cos βl + (Y
2
C −B2L1) sin βl). (2.13)
It is important for the phase shifter to have a good match to the circuitry. In
order for this to occur, S11 should be zero (ideally). S11 in terms of ABCD parameters
is:
S11 =
A+ B
Z0
− CZ0 −D
A+ B
Z0
+ CZ0 −D
. (2.14)
Thus,
S11 = 0 = A+
B
Z0
− CZ0 −D = B
Z0
− CZ0, (2.15)
and
B
Z0
= CZ0. (2.16)
Substituting the values for B and C from (2.6) and (2.7) into (2.16)
jZC sin βl
Z0
= jZ0[ZC(2BL1YC cos βl) + (Y
2
C −B2L1) sin βl], (2.17)
or
Y 20 ZC sin βl = ZC(2BL1YC cos βl) + (Y
2
C −B2L1) sin βl, (2.18)
and
Y 20 − Y 2C +B2L1 sin βl = 2B2L1Y 2C cos βl. (2.19)
With the matched input conditions (BY0 = CZ0),
S21 =
2
2A+BY0 + CZ0
=
1
A+BY0
. (2.20)
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Substituting (2.5) and (2.6) into (2.18) gives:
S21 =
1
cos βl −BL1ZC sin βl + jZCY0 sin βl . (2.21)
Under matched conditions, |S21| = 1. Appendix H contains the complete
derivation of the magnitude and angle of S21. From Appendix H, (H.12) and (H.13)
are repeated here:
∠S21 = arccos (cos βl −BL1ZC sin βl) (2.22)
and
∠S21 = arcsin (−ZCY0 sin βl). (2.23)
Equation (2.22) will assume two values from the two switching states (BL1
and BL2), while (2.23) remains unchanged. Both equations will be satisfied if the
phase delay (φ) is symmetrically switched around 90 ◦ in increments of ∆φ
2
. Using
φ = 90 ◦ ± ∆φ
2
, analytic expressions for YC and BL are derived as:
sin
(
90◦ ± ∆φ
2
)
= cos
∆φ
2
= −ZCY0 sin βl, (2.24)
YC = −Y0 sec
(
∆φ
2
)
sin βl, (2.25)
cos
(
90◦ ± ∆φ
2
)
= cos βl −BL1ZC sin βl, (2.26)
∓ sin
(
∆φ
2
)
= cos βl −BL1ZC sin βl, (2.27)
and
BL1 = −
± sin ∆φ
2
+ cos βl
ZC sin βl
. (2.28)
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Substituting (2.25) into (2.28) then gives
BL1 =
(
−Y0 sec
(
∆φ
2
)
sin (βl)
sin (βl)
)(
± sin
(
∆φ
2
)
+ cos βl
)
(2.29)
and
BL1 = −Y0
[
cos (βl)
[
sec
(
∆φ
2
)]
± tan
(
∆φ
2
)]
. (2.30)
2.5.1. Proposed Research
The ideal phase shifter would have zero insertion loss and a variable phase shift
from 0 ◦ to ±180 ◦. While a low insertion loss (<0.5 dB) can be obtained by a careful
design, there will always be a fixed phase shift due to the construction of the phase
shifter. For example, the traditional loaded-line phase shifter will always have a phase
shift around 90 ◦ because of the λ
4
transmission line.
The configuration for the propsed metamaterial-based phase shifter is shown
in Figure 14. The next step is to determine which conditions are required for the
phase shifter operation. This will include the operating frequency ranges, phase shift
values, insertion loss, input impedance, voltage standing wave ratio (VSWR), power
handling capability, and phase shift error. It is necessary to define the operating
conditions first since the selection of the varactor diodes directly affects several of
these parameters. Once these parameters have been defined, the design methodology
for the phase shifter will be developed. This will include using the equations for the
metamaterial-based transmission line that were developed in chapter 1. The next step
will be to obtain the design parameters for the varactor diodes from the manufacturer
or measurements using the network analyzer. Then the design equations will be
developed for the phase-shifter.
Next, simulation models of the transmission line will be developed, along with
models for the varactor diodes. Together, all of these models will be used to simulate
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the complete metamaterial-based phase shifter. This simulation will be performed
using Agilent’s Advanced Design System (ADS).
Once the simulation is working correctly, the printed circuit board will be
fabricated and the circuit will be assembled. This circuit will then be tested at
different frequencies and different phase shifts. A network analyzer will allow accurate
and repeatable measurement of the insertion loss, phase shift, and input impedance
of the circuit.
Figure 14. Proposed Metamaterial-Based Phase Shifter.
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CHAPTER 3. A NEW ANALYTIC DESIGN PROCEDURE
FOR A METAMATERIAL PHASE SHIFTER
The loaded-line phase shifter was selected since it can have a broad range of
phase shifts and the phase shifts are not confined to set values. The loaded-line
phase shifter is a quarter-wavelength transmission line with shunt reactances at each
end. The quarter-wavelength transmission line will be a composite right/left-handed
(CRLH) transmission line. This will enable the phase shifter to provide both positive
phase shifts and negative phase shifts as opposed to conventional phase shifters which
can only provide positive or negative phase shifts.
The composite right/left-handed (CRLH) transmission line will be used for both
of the desired frequency bands: 900 MHz (902 to 928 MHz) and 2400 MHz (2400 to
2498 MHz) ISM (Industrial, Scientific, and Medical) bands.
The method used for realizing a composite right/left-handed (CRLH) trans-
mission line is with lumped elements. There are two areas of concern that need to
addressed with a lumped-element CRLH transmission line unit cell:
1. The analysis of a CRLH line assumes that the unit cells are infinitely small;
therefore, the physical size of each unit cell will be a factor.
2. The phase shift of each unit cell must be much less then 90 ◦.
Since the phase shift of the entire structure will be 90 ◦ and the transmission
line is composed of several unit cells, the 90 ◦ condition is not a major concern.
A practical approach is to ensure that the physical size of a lumped-element
unit cell is less then λ
10
at the desired frequencies. The highest operating frequency
will be 2500 MHz, which gives a wavelength as determined in (3.1):
λ =
3× 108
2500× 106 = 0.12 meters. (3.1)
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Therefore the physical size of the lumped-element unit cell cannot be larger then a
tenth of a wavelength as shown in (3.2):
λ
10
=
0.12
10
= 0.012 meters = 12mm. (3.2)
Lin et al. [19] gave a proceedure for designing a dual-band quarter-wavelength
transmission line. However, the phase shifts are at −90 ◦ and −270 ◦ at the respective
frequency bands. The desired phase shift is 90 ◦ for both bands.
The desired phase shift at each frequency f1 = 915 MHz and f2 = 2450 MHz is
φ(f1) = 90
◦ (3.3)
and
φ(f2) = 90
◦. (3.4)
The total phase shift is equal to the sum of the phase shift from the right-handed
and left-handed transmission lines, or
φc = φR + φL, (3.5)
and
pi
2
= −2pifN
√
LRCR +
N
2pif
1√
LLCL
(3.6)
where N is the number of sections in the CRLH transmission line. Setting
P = −2piN
√
LRCR (3.7)
and
Q =
N
2pi
1√
LLCL
, (3.8)
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the inductor and capacitor values can be determined by the following steps:
Step 1: Solve for P and Q. Thus,
Pf1 +
Q
f1
= 90 ◦ (3.9)
and
Pf2 +
Q
f2
= 90 ◦. (3.10)
Solving these two equations for P and Q results in
P =
pi
2
(
1
f1 + f2
)
(3.11)
and
Q =
pi
2
f1f2
(
1
f1 + f2
)
. (3.12)
The values for P and Q are calculated, and the results are: P = 4.6680 × 10−10
seconds and Q = 1.0465× 109 1
seconds
.
Step 2: Choose a value for N in the equation. φL is the unit cell phase shift.
φL = NφL. (3.13)
N is arbitrarly choosen as 5; therefore,
φL =
φL
2×N =
φL
10
= 18◦. (3.14)
Step 3: Use the Q and N values to determine the LL and CL product. Thus,
Q =
N
2pi
(
1√
LLCL
)
(3.15)
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Table 1. Data for Linecalc for a Microstrip Transmission Line.
Substrate Dielectric Constant (r) 3.38
Substrate Thickness (H) 0.813 mm
Loss Tangent (TanD) 0.0021
Copper Thickness (T) 0.0356 mm
Impedance 50 Ω
Trace Length Set at 24.5◦ as a starting point
and
LLCL =
(
N
2piQ
)2
. (3.16)
The results are
LLCL = 9.2524× 10−20 seconds2 (3.17)
Step 4: Solve for LL and CL with the LLCL product and the selected charac-
teristic impedance Z0L = 50 Ω yields:
LL = 1.5209× 10−08 = 15 nH (3.18)
and
CL = 6.0836× 10−12 = 6 pF. (3.19)
Step 5: Use Pf1 or Pf2 to obtain the electrical length of the right-handed
transmission line (RHTL).
The electrical length was calculated to be 24.5◦. With the electrical length
determined, the length and width of the right-handed transmission line is calculated.
Linecalc, from ADS, was used to determine these values. The material parameters
were obtained from the data sheet of the printed circuit board (pcb) material that
was selected for this project (Rogers RO4003C) as shown in Tables 1 and 2. Linecalc
gave the results for the two transmission lines in Table 4.
The line impedance and capacitance values for the different phase shifts were
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Table 2. Data for Linecalc for a Coplanar Waveguide with Ground (CPWG).
Substrate Dielectric Constant (r 3.38
Substrate Thickness (H) 0.813 mm
Gap Spacing (G) 1 mm
Loss Tangent (TanD) 0.0021
Copper Thickness (T) 0.0356 mm
Impedance 50 Ω
Trace Length Set at 24.5◦ as a starting point
Table 3. Physical Parameters for the Transmission Lines.
Microstrip CPWG
Line Width 1.78 mm 1.77 mm
Line Length 13.4 mm 13 mm
Gap - 1 mm
calculated at the two center frequencies (f1 = 915 MHz and f2 = 2450 MHz) using
(3.20) through (3.24). The phase shift values went from 10◦ to 45◦ in 5◦ steps. The
impedance and electrical length of the transmission line was set at 50 Ω and 90◦. The
admittance of the transmission line with a phase shift is given by
YC = Y0 sec
phaseshift
2
sin βl, (3.20)
and the shunt addmittance is
BL1 = Y0 cos βl sec
phaseshift
2
+ tan
phaseshift
2
. (3.21)
The reactance of the phase shift capacitance is
XL1 =
1
BL1
. (3.22)
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Table 4. Capacitance Values for Different Phase Shifts at 915 MHz.
Phase Shift 10 ◦ 15 ◦ 20 ◦ 25 ◦ 30 ◦ 35 ◦ 40 ◦ 45 ◦
Yc (S) 0.0201 0.0202 0.0203 0.0205 0.0207 0.0210 0.0213 0.0216
Zc (Ω) 49.8 49.6 49.2 48.8 48.3 47.7 47.0 46.2
BL1 (S) 0.0017 0.0026 0.0035 0.0044 0.0054 0.0063 0.0073 0.0083
XL1 (Ω) 571.5 379.8 283.6 225.5 186.6 158.6 137.4 120.7
C1 (pF) 0.304 0.458 0.613 0.771 0.932 1.097 1.266 1.441
Table 5. Capacitance Values for Different Phase Shifts at 2450 MHz.
Phase Shift 10 ◦ 15 ◦ 20 ◦ 25 ◦ 30 ◦ 35 ◦ 40 ◦ 45 ◦
C2 (pF) 0.114 0.171 0.229 0.288 0.348 0.410 0.473 0.538
The capacitance values at the two center frequencies are
C1 =
1
2pif1XL1
, (3.23)
and
C2 =
1
2pif2XL1
. (3.24)
The results are listed in Tables 4 and 5.
A single varactor might not be able to yield capacitance values this small. A
fixed value capacitor in series with the varactor diode might be needed to obtain these
capacitance values. This situation will be examined completely in the next chapter.
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CHAPTER 4. SIMULATION
The simulation software that was used is Agilent’s Advanced Design System
(ADS). Specifically, the linear component simulation engine and the 2.5-D electro-
magnetic simulation engine were used.
4.1. Ideal Components
The first step was to build the simulation schematic using ideal components
(supplied with ADS). Note that on this schematic the reactive loads for the phase
shift are disabled. This was done to ensure that the left-handed transmission line was
operating correctly.
Since the two frequency bands needed different lengths of microstrip or coplanar
transmission lines, seperate outputs were used. The lengths of the transmission lines
(TL2 and TL3 in Figure 15) were optimized for a 10-degree phase shift at the desired
frequencies of 920 and 2450 MHz. From Figure 16, Figure 17, and Table 6, the phase
shift (phase of S21), insertion loss (magnitude of S21), and the return loss (magnitude
of S11) all meet expectations.
Figure 15. ADS Phase Shifter - Ideal Components with Exact Values.
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Figure 16. 920 MHz Output: Phase of S21, Magnitude of S21, and Magnitude of S11.
Figure 17. 2450 MHz Output: Phase of S21, Magnitude of S21, and Magnitude of S11.
Table 6. Phase and Magnitude Readings for the 920 MHz and 2450 MHz Outputs.
920-MHz Output Port
phase of S21 9.999 degrees at 920 MHz - 124.5 degrees at 2450 MHz
magnitude of S21 - 0.06 dB at 920 MHz - 0.022 dB at 2450 MHz
magnitude of S11 - 19.5 dB at 920 MHz - 35.4 dB at 2450 MHz
2450-MHz Output Port
phase of S21 60.4 degrees at 920 MHz 10 degrees at 2450 MHz
magnitude of S21 -0.05 dB at 920 MHz -0.004 dB at 2450 MHz
magnitude of S11 -19.6 dB at 920 MHz -35 dB at 2450 MHz
4.2. Real Components
All components have parasitic elements associated with them. Also, something
that is not commonly recognized is that the printed circuit board will also add
parasitic components to the circuit. The parasitic elements of the components are
included by either measuring the individual components or using the manufacturer’s
measurements. Some of the problems with measuring the individual components are:
• Availablility of the appropriate test equipment. Ideally this would be an
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impedance analyzer.
• The impedance analyzer having the necessary frequency range and output
power.
• Designing the appropriate test jigs.
• De-embedding the test jigs.
• Measuring each component.
• Applying the de-embedding correction to each measurement.
If many components are used to complete the design, this can be a very
long, tedious, and error-prone procedure. Sometimes a network analyzer is used
for parameter extraction. However, since the components used for this design are
capacitors and inductors, the resulting plot on the network analyzer will be at the edge
(or very near the edge) of the Smith Chart. The accuracy of the Smith Chart decreases
significantly at the edge, making the accuracy of the measurements questionable.
Component manufacturers have developed proprietary methods that allow them to
use a network analyzer for accurate component characterization. Murata Electronics
components were used for the design (see Figure 18). The accuracy of these models
is examined in Appendix J.
The lengths of the transmission lines (TL4 and TL7 in Figure 18) were optimized
for a 10 degree phase shift at the desired frequencies of 920 and 2450 MHz. From
Figure 19, Figure 20, and Table 7, the phase shift (phase of S21), insertion loss
(magnitude of S21), and the return loss (magnitude of S11 in dB) all met expectations.
Note that on this schematic the reactive loads for the phase shift are disabled. This
was done to ensure that the left-handed transmission line was operating correctly.
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Figure 18. ADS Phase Shifter - Murata Components.
Figure 19. 920 MHz Output: Phase of S21, Magnitude of S21, and Magnitude of S11.
Figure 20. 2450 MHz Output: Phase of S21, Magnitude of S21, and Magnitude of S11.
Table 7. Phase and Magnitude Readings for the 920 MHz and 2450 MHz Outputs.
920 MHz Output Port
phase of S21 10.5 degrees at 920 MHz 125.9 degrees at 2450 MHz
magnitude of S21 -0.63 dB at 920 MHz -0.26 dB at 2450 MHz
magnitude of S11 -13 dB at 920 MHz -19.4 dB at 2450 MHz
2450 MHz Output Port
phase of S21 102.2 degrees at 920 MHz 10.4 degrees at 2450 MHz
magnitude of S21 -0.61 dB at 920 MHz -0.26 dB at 2450 MHz
magnitude of S11 -13.1 dB at 920 MHz -19.2 dB at 2450 MHz
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4.3. Complete Phase Shifter
The next step is to add the shunt varactor diodes and determine the phase
shift, insertion loss, and return loss for different bias votages (see Figure 21). The
manufacturer’s (Infineon) data was used to simulate the varactor diodes. At selected
reverse bias voltages, S11 was measured. The frequency range of the measurements
was from 50 MHz to 6 GHz. As seen from Figure 22, this varactor diode has
a capacitance range of approximately 1 to 2.5 pF. Based on the initial design
parameters, this capacitance range is too large. To reduce the capacitance range
a, 1 pF capacitor was placed in series with the varactor diode. The simulation results
are shown in Tables 8 and 9
Figure 21. Simulation Schematic with Murata Components and S-Parameter Files for the
Varactor Diodes.
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Figure 22. The Capacitance versus Reverse Bias Voltage for the Varactor Diode.
Table 8. Phase Shift, Insertion, and Return Loss for values of Reverse Bias
Voltages.
920-MHz Output
Bias Voltage Phase Shift Insertion Loss Return Loss
0.5 V 5.4 ◦ 1.67 dB 9.97 dB
0.6 V 5.6 ◦ 1.66 dB 10 dB
0.7 V 5.7 ◦ 1.65 dB 10.1 dB
0.8 V 5.8 ◦ 1.65 dB 10.1 dB
0.9 V 5.9 ◦ 1.65 dB 10.1 dB
1.0 V 6 ◦ 1.64 dB 10.2 dB
1.5 V 6.5 ◦ 1.62 dB 10.3 dB
2.5 V 7.3 ◦ 1.6 dB 10.6 dB
3 V 7.6 ◦ 1.6 dB 10.7 dB
3.5 V 7.96 ◦ 1.56 dB 10.8 dB
4 V 8.29 ◦ 1.6 dB 10.9 dB
4.5 V 8.6 ◦ 1.54 dB 11 dB
5 V 8.96 ◦ 1.53 dB 11.1 dB
6 V 9.6 ◦ 1.5 dB 11.4 dB
7 V 10.1 ◦ 1.49 dB 11.5 dB
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Table 9. Phase Shift, Insertion, and Return Loss for values of Reverse Bias
Voltages.
2450-MHz Output
Bias Voltage Phase Shift Insertion Loss Return Loss
0.5 V −15.6 ◦ 2.5 dB 4.2 dB
0.6 V −15.3 ◦ 2.5 dB 4.3 dB
0.7 V −14.9 ◦ 2.4 dB 4.3 dB
0.8 V −14.6 ◦ 2.4 dB 4.4 dB
0.9 V −14.3 ◦ 2.37 dB 4.4 dB
1.0 V −14 ◦ 2.34 dB 4.5 dB
1.5 V −12.7 ◦ 2.19 dB 4.7 dB
2.5 V −10.4 ◦ 1.95 dB 5.2 dB
3 V −9.4 ◦ 1.85 dB 5.4 dB
3.5 V −8.5 ◦ 1.75 dB 5.6 dB
4 V −7.5 ◦ 1.67 dB 5.8 dB
4.5 V −6.6 ◦ 1.58 dB 6 dB
5 V −5.6 ◦ 1.5 dB 6.2 dB
6 V −3.6 ◦ 1.34 dB 6.7 dB
7 V −2.4 ◦ 1.24 dB 7 dB
The results for phase shift, insertion loss, and return loss are reasonable enough
to proceed to the fabrication and testing stage.
4.3.1. Infinitesimal Conditions
Before the printed circuit board can be fabricated, the first infinitesimal condi-
tion (introduced in chapter 3 - the phase shift of each unit cell must be less the 90 ◦)
must be verified using (4.1) through (4.9)
f1 = 920× 106 Hz, (4.1)
L = 18× 10−9 H, (4.2)
C = 7× 10−12 F, (4.3)
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Z0 =
√
L
C
, (4.4)
w1 = 2pif1, (4.5)
Phase Shift at 915 MHz = − tan−1
w1
(
L
Z0
+ (C × Z0)
)
1− 2w21LC
, (4.6)
f2 = 2450× 106 Hz, (4.7)
w2 = 2pif2, (4.8)
and
Phase Shift at 2450 MHz = − tan−1
w2
(
L
Z0
+ (C × Z0)
)
1− 2w22LC
. (4.9)
The results were: phase shift at 915 MHz = 28.9◦ and phase shift at 2450
MHz = 10.5◦. These phase shifts satisfy the requirement for the first infinitesimal
condition. The second condition that needs to be met for the infinitesimal condition
to be satisfied is that the physical size of the left-handed unit cell be less then λ
10
.
This condition will be examined when the fabrication of the printed circuit board is
discussed in the next chapter.
42
CHAPTER 5. FABRICATION
5.1. Component Size Selection
There are many different physical sizes of surface mount components available.
These sizes can range from 0201 (length = 0.6 mm and width = 0.3 mm) to 2512
(length = 6.3 mm and width = 3.2 mm). For this circuit, a compromise was needed
between being able to hand assemble the phase shifter and keeping the physical size
less then one-tenth of a wavelength. The 0402 components (length = 1 mm and width
= 0.5 mm) were the size that was able to satisfy both of these requirements.
Now that the component size has been determined, the layout of the printed
circuit board must be considered. Each component has what is called a footprint. This
is used to lay out the printed circuit board to insure that the component is properly
soldered to the board. From the Murata Electronics datasheet, the dimensions for
the capacitor footprint and inductor footprint are given in Figures 23 and 24 and
Tables 10 and 11.
5.1.1. Capacitor and Inductor Footprints
Figure 23. Footprint for the Capacitors
Table 10. Surface Mount Capacitor Footprint Dimensions.
a b c
0.6 ∼ 0.8 mm 0.6 ∼ 0.7 mm 0.6 ∼ 0.8 mm
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Figure 24. Footprint for the Inductors.
Table 11. Surface Mount Inductor Footprint Dimensions.
a b c
0.6 ∼ 0.8 mm 1.8 ∼ 2.2 mm 0.6 ∼ 0.8 mm
Now the actual layout of the printed circuit board can be examined. From an
assembly prospective, the capacitors and inductors cannot be placed directly next
to each other. There must be some space for the soldering pencil to touch both the
component and the component pad located on the printed circuit board.
To determine the limit of the size of the unit cell, the wavelength of the
highest operating frequency needs to be calculated. Since it is the wavelength of
a transmission line, the parameters of the printed circuit board are required. The
board material that was selected was Rogers 4003C. The neccessary parameters are
given in Table 12.
Table 12. Printed Circuit Board Material Specifications.
Dielectric Constant 3.55
Loss Tangent 0.0021
Substrate Thickness 0.813 mm
Copper Thickness 0.035 mm
For this board material, a trace width of 1.77 mm will yield a 50- Ω transmission
line (for both microstrip and CPWG transmission lines). LineCalc was used to
determine the wavelength of a 2500 MHz signal (either for microstrip or coplanar
waveguide with ground). For both types of transmission lines the wavelength at 2500
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MHs is approximately 72 mm. Therefore one-tenth of a wavelength is 7.2 mm. From
the dimensions of the capacitors and inductors, it will be very easy to maintain the
physical size of each unit cell to less then 7.2 mm. This then satisfies the second and
final requirement for the infinitesimal condition.
5.2. Layout of the Printed Circuit Board
The layout of the circuit board was done using the Layout Editor of ADS.
5.2.1. Transmission Line Steps and Tapers
The first issue that needed to be addressed is the difference in the component
size and the width of the transmission lines. This was very significant for the SMA
connector. The footprint for the SMA connector specified a line width of 1.3 mm
while the transmission lines had a width of 1.77 mm.
5.2.2. Tapers
For the printed circuit board material that was used, the impedance of both
the microstrip transmission line and the coplanar waveguide (with ground) vary by
the same amount when the width is changed. This information was verified by using
several different line widths in LineCalc and determining the impedance. A simple
simulation circuit (using coplanar waveguide with ground) was set up to determine
the effect of the taper on the impedance of the transmission lines.
Figure 25. Simulation Schematic for the Taper from the CPWG to an SMA Connector.
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Figure 26. Simulation Output for the Taper from the CPWG to an SMA Connector.
Figure 27. Simulation Schematic of a Microstrip Step to an 0402 Component.
As shown in Figure 26, the taper does not cause any serious discontinuites. The
majority of the phase shift is caused by the 25 mm long CPWG. The insertion loss is
negligible, and the graph of S11 and S22 indicates that the input and output (ports 1
and 2 respectively) impedance does not degrade significantly.
5.2.3. Steps
Since the goal is to keep the size of each Left-Handed Unit Cell small, tapers are
not the best option for matching the width of the transmission lines to the capacitors
or inductors. A simulation was performed using a microstrip step to determine if the
abrupt change in line width would cause serious problems.
While the simulation did show that the phase of the step was larger then was
desired, it was not a significant problem. The insertion loss is negligible and the
graph of S11 and S22 indicates that the input and output (ports 1 and 2 respectively)
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Figure 28. Simulation Output of a Microstrip Step to an 0402 Component.
impedance does not degrade significantly.
5.3. Vias
When dealing with CPWG, vias need to be used to connect the grounds on
the top and bottom sides together. While there are nine different models for vias
available in ADS, there are only two that will be considered. With the exception of
the tapered via, these two models are representative of the different types of vias.
The difference between these two models and the others has more to do with the pcb
footprint than the actual modeling of the via. The models are:
• Libra Cylindrical Via Hole to Ground in Microstrip.
• Libra Cylindrical Via Hole in Microstrip.
Three other circuits were simulated to provide a reference point for the via
models:
• Libra Microstrip Line Open-End Effect.
• Libra Microstrip Line Open-Circuited Stub.
• Libra Microstrip Line Short-Circuited Stub.
In all of these simulations, the total length of the transmission line or stub was
set at 90 ◦. A 90 ◦-transmission line will rotate an impedance half-way around the
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Figure 29. Simulation Schematic of the Different Via Models and the Reference Circuits.
Smith chart. Therefore, if a perfect short (or nearly perfect short) was placed at
the end of this 90 ◦ line, the result at the input would be an open circuit. This is
the critera that was used to determine which via model yields the best results. The
schematics and simulation results are shown in Figures 29 and 30. Based on the
results of this simulation, either model provides an accurate grounded via.
5.4. Thermal Reliefs
Thermal reliefs are more of a manufacturing issue then a true design issue. Some
of the capacitors and inductors will be soldered to the ground plane. The ground
plane also acts as a thermal heatsink. When attempting to solder a component onto
a ground plane, it will absorb so much heat that a good solder connection is not
possible. Also in automated assembly lines, trying to solder components to ground
planes could cause the component to tombstone (see Figure 31). To eliminate this
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Figure 30. Simulation Output of the Different Via Models and the Reference Circuits.
problem, thermal reliefs need to be used (see Figure 32).
Figure 31. Tombstoned Passive Component.
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Figure 32. Thermal Relief.
In Figure 32, the orange is the via, the green is the ground plane and the black
is where the ground plane has been removed. The trouble with thermal reliefs is the
possiblity of increased inductance or, even worse, the possiblity of degradation due
to small grounded transmission line stubs.
A literature search did not show any information about the electrical design or
the electrical performance of thermal reliefs. Therefore, the next step is to determine
how much effect the thermal reliefs will have on the circuit performance. One way
to analyze these thermal reliefs is by using an electromagnetic simulator. ADS
Momentum was used for this simulation. Momentum is a 2.5-D simulation engine.
5.4.1. Momentum Evaluation of a Thermal Relief
The starting point was a simulation with no thermal relieves. The Momentum
layout is shown in Figure 33. Momentum alone cannot simulate lumped elements (a
50-Ω resistor is used in the simulation); therefore, both Momentum and the Circuit
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Simulator were used. This is referred to as Cosimulation. The complete cosimulation
schematic is shown in Figure 34. The simulation output is shown in Figure 35.
Figure 33. Momentum Layout without Thermal Reliefs.
Figure 34. Cosimulation Schematic without Thermal Reliefs.
Since the highest operating frequency is the one which the thermal reliefs may
start to cause problems, this will be the frequency that will be analyzed. Note: It is
always very important to choose a frequency higher (and/or lower) then the highest
(lowest) operating frequency. This will insure that there are no problems at or slightly
beyond the band edges. This led to choosing 3 GHz as the analysis frequency. From
Figure 35 S55 (at 3 GHz) is 0.038 ∠ − 40.46 ◦, and the impedance is 52.9 - j2.6 Ω.
This is very close to having an excellent match to a 50-Ω circuit.
Note: To speed up the simulation process, several different circuits were
simulated at the same time which required using different port numbers for each
circuit.
51
Figure 35. Cosimulation Output without Thermal Reliefs.
Figure 36. Momentum Layout with Thermal Reliefs.
The next step is to add the thermal reliefs. Figures 36, 37, and 38 show
the Momentum layout, the Cosimulation schematic, and the simulation output
respectively.
From Figure 38 (at 3 GHz) S44 is 0.049 at ∠ − 58.45 ◦ and the impedance is
52.45 - j4.4 Ω. While this is slightly worse then the no thermal relief simulation, it is
still an excellent match to a 50-Ω circuit.
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Figure 37. Cosimualation Schematic with Thermal Reliefs.
Figure 38. Cosimualation Output with Thermal Reliefs.
Stubs with lengths less that one-tenth of a wavelength have a minimal effect
on a circuit. At 3 GHz, the wavelength (in the Rogers 4003C material) is 67 mm.
One-tenth of a wavelength would then be 6.7 mm. It is difficult to vary the length
of a stub when the circuit is modeled in Momentum. Therefore the circuit simulator
was used to determine if there could be a problem with the thermal relief stub length.
The length of the stub was varied from 1 to 10 mm in 1 mm steps.
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Figure 39. Simulation Schematic for Adjusting the Lengths of the Thermal Reliefs.
Figure 40. Simulation Output with Different Lengths of Thermal Reliefs.
As seen by Figures 39 and 40 and Table 13, the length of the stub does not
affect the impedance of the circuit even when the stub length exceeded one-tenth of
a wavelength.
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Table 13. S11 and Impedance for Different Lengths of Thermal Reliefs.
Length S11 Impedance
1 mm 0.039 ∠ -129.3 47.5 - j2.9
2 mm 0.038 ∠ -130 47.6 - j2.8
3 mm 0.037 ∠ -132.3 47.5 - j2.7
4 mm 0.040 ∠ -130.2 47.4 - j2.9
5 mm 0.039 ∠ -129.9 47.5 - j2.8
6 mm 0.038 ∠ -130.9 47.5 - j2.8
7 mm 0.039 ∠ -132.2 47.4 - j2.8
8 mm 0.039 ∠ -130.3 47.5 - j2.9
9 mm 0.038 ∠ -130.5 47.5 - j2.8
10 mm 0.038 ∠ -131.4 47.5 - j2.8
Figure 41. DC Bias Network Schematic
5.5. Bias Networks
The varactors and switch need to have a DC bias applied to them. However,
it is important that no RF signals get into the DC bias networks as this will cause
problems with the circuit operation. The standard bias network of a shunt capacitor
and a series inductor was simulated.
From the Figure 42, the insertion loss at 920 MHz is -36.4 dB and at 2450 MHz
it is -36 dB. This is more then adequate to isolate the RF from the DC bias supply.
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Figure 42. Insertion Loss of the DC Bias Network.
5.6. Fabrication
Now that all of the issues with the layout have been resolved, the next step is
to actually layout the circuit and build it. ADS’ layout editor was used to create
the layout. The board was manufactured using the LPKF milling machine. The vias
were filled using a copper rivet that was supplied with the LPKF milling machine.
The final layout and the assembled pcb are shown in Figures 43 and 44.
Figure 43. Final Layout for the Printed Circuit Board.
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Figure 44. Assembled Printed Circuit Board.
Figure 45. Close Up of the Varactor Diode and Bias Network.
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CHAPTER 6. TESTING
The original intent of the phase shifter was to have two output ports: 915 MHz
and 2450 MHz. This would enable the CPWG of either output to be modified if it
was neccessary. However, due to switch failure, the 915 MHz port was used for both
frequency bands.
6.1. Equipment Used
The Agilent E5071C network analyzer was used to measure the phase shift
(angle of S21), insertion loss (magnitude of S21), and return loss (magnitude of S11).
A RSR HY3002-3 power supply was used for the DC source for biasing the varactors
and switch.
6.2. Testing and Results
The board was connected to the network analyzer and DC bias was applied.
Figures 46 and 47 are screen captures from the network analyzer with the varactor
diode DC bias set at 1 V. The phase shift for each bias voltage is shown in Table 14.
The insertion loss, and return loss for each bias voltages is shown in Table 15.
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Figure 46. Magnitude of S11 and S21 of the Phase Shifter with the DC Bias for the
Varactor Diodes Set at 1 Volt.
Figure 47. Phase Shift and Magnitude of S21 of the Phase Shifter with the DC Bias for
the Varactor Diodes Set at 1 Volt.
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Table 14. Phase Shift for each Bias Voltage with a 1-pF Series Capacitor.
Bias Voltage S21 Phase at 920 MHz S21 Phase at 2450 MHz
0 17 -2.6
0.1 17.2 -2.3
0.2 17.5 -1.9
0.3 17.8 -1.5
0.4 18 -1.3
0.5 20.3 0.74
0.6 20.6 1.1
0.7 20.7 1.2
0.8 21 1.6
0.9 21.2 1.6
1 21.4 1.8
1.5 22.1 2.6
2 22.8 3.2
2.5 23.4 3.9
3 24 4.4
4 25.2 5.5
5 26.4 6.4
6 27 7
7 27.1 7
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Table 15. Insertion and Return Loss for each Bias Voltage with a 1-pF Series
Capacitor.
Bias Insertion Loss Return Loss Insertion Loss Return Loss
Voltage at 920 MHz at 920 MHz at 2450 MHz at 2450 MHz
0 0.44 22 1.6 8
0.1 0.35 28 1.6 8
0.2 0.35 26 1.6 8
0.3 0.35 25 1.6 8
0.4 0.33 32 1.5 8
0.5 0.4 30 1.6 8
0.6 0.49 28 1.8 7
0.7 0.45 28 1.8 8
0.8 0.47 29 1.8 7
0.9 0.45 28 1.8 7
1 0.44 28 1.8 7
1.5 0.44 29 1.8 7
2 0.45 25 1.8 7
2.5 0.45 25 1.8 7
3 0.45 25 1.8 7
4 0.45 25 1.8 7
5 0.45 25 1.8 7
6 0.45 25 1.8 7
7 0.45 25 1.8 7
The total phase shift (phase shift at 7 V minus the phase shift at 0 V) with
the 1-pF series capacitor was 10.1 ◦ at 920 MHz and 9.6 ◦ at 2450 MHz. This phase
shift is not sufficient. In examining the circuit, the 1-pF capacitor in series with the
varactor diode was replaced with a 10-pF capacitor. The phase shift for each bias
voltage is shown in Table 16. The insertion loss, and return loss for each bias voltages
is shown in Table 17.
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Table 16. Phase Shift for each Bias Voltage with a 10-pF Series Capacitor.
Bias S21 Phase S21 Phase
Voltage at 920 MHz at 2450 MHz
0 -51 65
0.1 -50.8 53.7
0.2 -49 36
0.3 -47.7 18
0.4 -45.6 1.6
0.5 -44 -10.8
0.6 -43.6 -25.8
0.7 -43 -70
0.8 -42 -90
0.9 -41.5 -107
1 -41 -133
1.5 -38 -148
2 -35 -143
2.5 -34 -133
3 -32 -119
4 -29 -88
5 -26 -63
6 -25 -53
7 -25 -50
With the 10 pF series capacitor, the total phase shift (phase shift at 7 V minus
the phase shift at 0 V) was 26 ◦ at 920 MHz and 115 ◦ at 2450 MHz. These results
were satisfactory.
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Table 17. Insertion and Return Loss for each Bias Voltage with a 10-pF Series
Capacitor.
Bias Insertion Loss Return Loss Insertion Loss Return Loss
Voltage at 920 MHz at 920 MHz at 2450 MHz at 2450 MHz
0 0.44 22 2 8
0.1 0.35 28 1.6 8
0.2 0.35 26 1.6 8
0.3 0.35 25 1.6 8
0.4 0.33 32 1.5 8
0.5 0.4 30 1.6 8
0.6 0.49 28 1.5 7
0.7 0.45 28 1.8 8
0.8 0.47 29 1.8 7
0.9 0.45 28 1.8 7
1 0.44 28 1.8 7
1.5 0.44 29 1.8 7
2 0.45 25 1.8 7
2.5 0.45 25 1.8 7
3 0.45 25 1.8 7
4 0.45 25 1.8 7
5 0.45 25 1.8 7
6 0.45 25 1.8 7
7 0.45 25 1.8 7
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6.3. Overall Performance
In Chapter 2, a list of of parameters for the performance of a phase shifter was
presented. The performance of the prototype is evaluated for each criteria.
6.3.1. Phase Shift Range
The total phase shift for both the 920-MHz and the 2450-MHz band was good.
The fact that all of the phase shifts for the 920-MHz band were negative (instead
of positive) can be resolved by adjusting the length of the right-handed transmission
line. The phase shifts for the 2450-MHz band were excellent since they could be
adjusted from negative to positive.
6.3.2. Phase Shift Increment
For both bands the increment was very good. The step size for the 920-MHz
band is smaller than the step size for the 2450-MHz band, but that was expected. The
increment size would be decreased (for both bands) if a smaller voltage step could be
obtained.
6.3.3. Frequency and Bandwidth of Operation
The frequency and bandwidth of operation were excellent since the phase shifter
was able to function across the entire frequency range for both bands.
6.3.4. Physical Size
Size was not a major concern for this design (except that each unit cell of the
left-handed transmission line needed to be less then or equal to λ
10
. However the size
was such that it would function very well in a cellular telephone base station.
6.3.5. Insertion Loss
The desired value for the insertion loss was 0.2 dB or less. This insertion loss
would result in only 4.5% of the input power that would be dissipated in the circuit.
The insertion loss at 920 MHz was good since it was only slightly greater (0.45 dB)
then the target value. This would result in 10% of the input power being dissipated
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in the circuit. At 2450 MHz the insertion loss was 2 dB, an acceptable value. The 2
dB insertion loss would mean that 37% of the input power is dissipated in the circuit.
Refer to Appendix I for the details on the target values and analysis of the insertion
loss.
6.3.6. Return Loss (or Impedance Matching)
The target value for the return loss was 20 dB or greater. The return loss for the
920 MHz band was excellent since it exceeded the target value by 2 to 8 dB depending
on the bias voltage. The return loss at 2450 MHz was fair because it was 12 dB below
the target value. This return loss would result in 16% of the power being reflected
back to the source. Appendix I has the details on the target values and analysis of
the return loss.
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CHAPTER 7. CONCLUSION
The performance of the phase shifter was good to excellent. The design
procedure is easy to follow and the results are close to the optimized component
values that were obtained from the simulation program.
The first step to improve the return loss for the 2450 MHz band would be to
get a professionally manufactured printed circuit board. One of the main issues with
the test board was that copper rivets were used for the plating of the vias. Some of
the problems with using these copper rivets are:
1. The hand insertion method does not permit repeatability, i.e. each rivet is
different.
2. The material used for these rivets is not optimized for high frequency work.
3. The electrical connection to the printed circuit board will vary depending on
the location of the rivet and the quality of the solder joints.
The second issue that would require additional investigation is the SMA launch
to the printed circuit board. When the signal goes from the SMA connector, there
can be a very large discontinuity. Another issue is the transition from a coaxial
structure to a microstrip transmission line. Also since the SMA connector has a
round center conductor that is soldered onto the PCB, this physical discontinuity
can cause an electrical discontinuity. Finally, the grounding of the PCB will affect
the performance of this launch. Ideally a time-domain reflectometer (TDR) would be
used to analyze this discontinuity and, based on this measurement, the launch would
be improved.
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APPENDIX A. DERIVATION FOR THE ABCD MATRIX
FOR THE D/2 TRANSMISSION LINE
In this appendix the ABCD matrix is derived from the ABCD matrix for an
arbitrary length transmission line. The ABCD matrix for a transmission line is:
 cos βl jZ0 sin βl
jY0 sin βl cos βl,
 (A.1)
where
β =
ω
vp
(A.2)
and
l =
d
2
. (A.3)
Multiplying β and l together yields
βl =
(
ω
vp
)(
d
2
)
⇒
(
radians
sec
)(
meters
sec
)meters = radians. (A.4)
This then yields
βl =
θ
2
. (A.5)
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APPENDIX B. ABCD MATRIX SIMPLIFICATION FOR
THE PERIODICALLY LOADED INFINITE
TRANSMISSION LINE.
From (1.10),
A B
C D
 =
 cos θ2 j sin θ2
j sin θ
2
cos θ
2

 1 0
jb 1

 cos θ2 j sin θ2
j sin θ
2
cos θ
2
 . (B.1)
The product of the first two matricies is
 cos θ2 j sin θ2
j sin θ
2
cos θ
2

 1 0
jb 1
 =
 cos θ2 − b sin θ2 j sin θ2
j sin θ
2
+ jb cos θ
2
cos θ
2
 , (B.2)
which results in  cos θ2 − b sin θ2 j sin θ2
j sin θ
2
+ jb cos θ
2
cos θ
2

 cos θ2 j sin θ2
j sin θ
2
cos θ
2
 . (B.3)
This becomes cos2 θ2 − b cos θ2 sin θ2 − sin2 θ2 j sin θ2 cos θ2 − jb sin2 θ2 + j sin θ2 cos θ2
j sin θ
2
cos θ
2
+ jb cos2 θ
2
+ jsin θ
2
cos θ
2
cos2 θ
2
− b cos θ
2
sin θ
2
− sin2 θ
2
 .
(B.4)
Using the following identities, the matrix is simplified:
cos2 a− sin2 a = cos 2a (B.5)
sin2 a =
1
2
(1− cos 2a) (B.6)
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cos2 a =
1
2
(1 + cos 2a (B.7)
sin a cos a =
1
2
(sin (a+ b) + sin (a− b) (B.8)
Thus (B.1) becomes
 cos θ − b2 sin θ j (sin θ − b2 + b2 cos θ)
j
(
sin θ + b
2
+ b
2
cos θ
)
cos θ − b
2
sin θ
 . (B.9)
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APPENDIX C. ANALYSIS OF A RECIPROCAL
NETWORK
A symmetrical network is defined by AD - BC = 1. Here,
A B
C D
 =
 cos θ − b2 sin θ j (sin θ + b2 cos θ − b2)
j
(
sin θ + b
2
cos θ + b
2
)
cos θ − b
2
sin θ,
 (C.1)
so that
AD = cos θ2 − b sin θ cos θ + b
2
4
sin θ2 (C.2)
and
BC = − sin θ2 − b sin θcosθ − b
2
4
cos θ2 +
b2
4
. (C.3)
Therefore,
AD−BC =
(
cos θ2 − b sin θ cos θ + b
2
4
sin θ2
)
−
(
− sin θ2 − b sin θcosθ − b
2
4
cos θ2 +
b2
4
)
(C.4)
and
AD −BC = cos θ2 + sin θ2 = 1. (C.5)
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APPENDIX D. TRUNCATION ERROR FOR COS θ
The MacLauren Series for the cosine function is
cos(x) = 1− x
2
2!
+
x4
4!
+ . . . (D.1)
If the series is trucated after the third term, what is the error compared to using
more terms? The method presented by USF [20] was used to determine the error.
The following example with x = 60 degrees is used to illustrate this method.
Table D.1. Error versus Number of Terms.
Number of Terms cos(x) Approximate Error Absolute Relative Error (%)
1 1 - -
2 0.4517 0.0483 10.6957
3 0.5018 0.0501 9.9856
The resulting truncation error is less then 10%.
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APPENDIX E. CASE 1: α = 0, β 6= 0 AND CASE 2: α 6= 0,
β = 0 DERIVATIONS
Two expressions for cosh(γd) are used in Chapter 1.
Case 1: α = 0 and β 6= 0
cosh γd = cosh (0d) cos (βd) + j sinh (0d) sin (βd) (E.1)
or
cosh γd = cos βd. (E.2)
Case 2: α 6= 0 and β = 0
cosh γd = cosh (αd) cos (0d) + j sinh (αd) sin (0d) (E.3)
or
cosh γd = coshαd. (E.4)
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APPENDIX F. BLOCH IMPEDANCE DERIVATION
Equation (1.46) is subtituted into (1.28), shown here for ease of reading.
ZB =
−Z0B
A− eγd (F.1)
and
eγd =
(A+D)±√(A+D)2 − 4
2
. (F.2)
Thus,
ZB =
−Z0B
A− (A+D)±
√
(A+D)2−4
2
. (F.3)
Since this is a symmetrical circuit, A = D. Thus,
ZB =
−Z0B
A− (2A)±
√
(4A2−4)
2
=
−Z0B
A− A±√A2 − 1 (F.4)
or
ZB =
−Z0B
±√A2 − 1 (F.5)
Substituting the values for A and B,
ZB =
−Z0
(
2Zs +
Z2s
Zp
)
±
√(
1 + Zs
Zp
)2
− 1
(F.6)
Simplifying the denominator first,
(
1 +
Zs
Zp
)2
− 1 = Z
2
s
Z2p
+ 2
Zs
Zp
+ 1− 1 = Z
2
s
Z2p
+ 2
Zs
Zp
=
Z2s + 2ZsZp
Z2p
. (F.7)
Thus
ZB = −Z0
(
2ZsZp + Z
2
s
Zp
)√
Z2p
Z2s + 2ZsZp
(F.8)
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or
ZB = −Z0
√
2ZsZp + Z2S = −Z0
√
Zs(2Zp + Zs). (F.9)
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APPENDIX G. ABCD MATRIX FOR A LOSSLESS
LOADED-LINE PHASE SHIFTER.
The ABCD matrix for a lossless loaded-line phase shifter is composed of three
seperate ABCD matrcies [4]:
shunt element ⇒
 1 0
jb 1
 , (G.1)
arbitrary length transmission line ⇒
 cos βl jZc sin βl
jYc sin βl cos βl
 , (G.2)
and
shunt element ⇒
 1 0
jb 1
 . (G.3)
This then gives
A B
C D
 =
 1 0
jb 1

 cos βl j sin βl
j sin βl cos βl

 1 0
jb 1
 . (G.4)
Combining the first two matrices yields
 cos βl jZc sin βl
jb cos βl + jYc sin βl −bZc sin βl + cos βl

 1 0
jb 1
 (G.5)
which results in the final matrix cos βl − bZc sin βl jZc sin βl
jZc (2bYc cos βl + (Y
2
c − b2) cos βl) cos βl − bZc sin βl
 . (G.6)
78
Subtituting BL1 = b in (G.6) gives the matrix used,
 cos βl −BL1Zc sin βl jZc sin βl
jZc (2BL1Yc cos βl + (Y
2
c −B2L1) cos βl) cos βl −BL1Zc sin βl
 . (G.7)
79
APPENDIX H. DERIVING THE MAGNITUDE AND
ANGLE OF S21 FOR A LOADED LINE PHASE SHIFTER.
From Chapter 2, it is known that
S21 =
2
A+ B
Z0
+ CZ0 +D
. (H.1)
Substituting (2.5) through (2.8) into (H.1) yields:
S21 =
cos βl −BL1Zc sin βl − jZcY0 sin βl
cos βl −BL1Zc sin βl + jZcY0 sin βl [cos βl −BL1Zc sin βl − jZcY0 sin βl]
(H.2)
and the magnitude of S21 is given by
|S21| =
√
1
(cos βl −BL1Zc sin βl)2 +
(
BL1Z0 cos βl +
ZcZ0
2
(Y 20 + Y
2
c −B2L1) sin βl
)2 .
(H.3)
The input is matched; therefore, S11 = 0 and from (2.9),
S11 = 0 =
BY0 − CZ0
2A+BY0 + CZ0
(H.4)
and
BY0 = CZ0. (H.5)
Substituting B and C from (2.6) and (2.7) gives the condition for a matched
input:
Y0Zc sin βl = Z0Zc
(
2BL1Yc cos βl +
(
Y 2c −B2L1
)
sin βl
)
. (H.6)
The circuit is reciprocal, A = D, which then gives S21 as
S21 =
2
2A+BY0 + CZ0
. (H.7)
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Using the matched condition BY0 = CZ0
S21 =
1
A+BY0
. (H.8)
Substitute (2.5) and (2.6) into (H.8)
S21 =
1
(cos βl −BL1Zc sin βl) + j (ZcY0 sin βl) , (H.9)
S21 =
(cos βl −BL1Zc sin βl)− j (ZcY0 sin /betal)
(cosβl −BL1Zc sin βl)2 + (ZcY0 sin βl)2
, (H.10)
|S21| =
√
1
(cosβl −BL1Zc sin βl)2
+ (ZcY0 sin βl)
2, (H.11)
∠S21 = arccos (cos βl −BL1Zc sin βl), (H.12)
which simplifies to:
∠S21 = arcsin(−ZcY0 sin βl). (H.13)
Note: (H.2) and (H.3) reduce to (H.10) and (H.11) when dealing with a matched,
reciprocal network.
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APPENDIX I. CALCULATION OF THE DESIRED GOALS
FOR THE INSERTION LOSS AND RETURN LOSS
I.1. Desired Insertion Loss
The desired insertion loss is 0.2 dB, which will result in only 4.5% of the input
power being dissapted in the circuit. It is very important to keep the dissipated
power as low as possible. As the power losses increase, the power handling capacity
of the components must be increased. This will lead to increased size and cost of the
components. The example below illustrates how this value was obtained.
Given that PIn = 10 dBm and the insertion loss (PInsertionLoss) = 0.2 dB.
POut = PIn − PInsertionLoss, (I.1)
POut = 10− 0.2 = 9.8 dBm. (I.2)
Converting 9.8 dBm to mW yields
POut = 0.001(10
9.8
10 ) = 9.55 mW. (I.3)
The percentage of power dissipated in the circuit is
10− 9.55
10
× 100 = 4.5% (I.4)
I.2. Desired Return Loss
With a 20 dB return loss, 99% of the source power is applied to the circuit.
While making sure that all of the power is supplied to the circuit, this return loss is
also important since the VSWR (1.2:1) will be low. High VSWR could apply very
high voltages to the circuit thereby decreasing reliability. An example is used to
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illustrate how this value was obtained.
Given that PIn = 10 dBm and return loss (PReturnLoss) = 20 dB. Then,
PReflected = PIn − PReturnLoss, (I.5)
so that
PReflected = 10− 20 = −10 dBm, (I.6)
and converting -10 dBm into watts yields
PReflected = 0.001× 10−1010 = 0.1 mW. (I.7)
The percentage of power that is transmitted is
PIn − PReflected
PIn
× 100, (I.8)
or
10− 0.1
10
× 100 = 99%. (I.9)
I.3. 920 MHz Insertion Loss and Return Loss Analysis
The insertion loss at 920 MHz was 0.45 dB (the worst case). This would result
in about 10% of the input power being dissipated in the circuit, a good result. The
return loss at 920 MHz exceeded the target value from 2 to 8 dB, an excellent result.
I.4. 2450 MHz Insertion Loss and Return Loss Analysis
The insertion loss at 2450 MHz was 2 dB. This was the worst case. This resulted
in about 37% of the input power being dissipated, an acceptable result. The return
loss was 8 dB, which would result in approximately 16% of the input power being
reflected, a fair result.
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APPENDIX J. ANALYSIS OF THE MURATA
ELECTRONICS CAPACITOR AND INDUCTOR
MODELS USED IN THE ADS SIMULATION
Capacitor and inductor models from Murata Electronics were used in the
simulation reported in chapter 4. To verify that the models were correct, ADS
simulations were performed comparing the Murata models with the traditional
lumped-element models for capacitors and inductors. For capacitors, the model
includes the capacitor, the equivalent series inductance (ESL), the equivalent series
resistance (ESR), and the capacitance between the printed circuit board mounting
pads [21]. For inductors, the model includes the inductor, the series resistance and the
capacitance between each winding of the inductor [22]. This capacitance is usually
referred to as the interwinding capacitance. The Murata datasheets for the capacitor
(GRM1555C1H200JZ01) and inductor (LQG15HH47NJ02) did not provide of this
information. Therefore estimated values were used that were based on the package
size (JEDEC 0402). Refer to Tables J and J for the initial values for the capacitor
and inductor models
The simulation schematics for the capacitor and inductor are shown in Figures
J.1 and J.3 respectively. The circuit was optimized and the outputs are shown in
Figures J.2 and J.4. From the results, the Murata Electronics model matches very
closely to the standard capacitor and inductor models.
Table J.1. Capacitor Values.
Murata Capacitor Value 20 pF
Starting Capacitor Value 20 pF
ESR 0.5 Ω
ESL 0.5 nH
PCB Pad Capacitance 1 pF
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Figure J.1. Comparison between a Murata Electronics Capacitor and Ideal ADS
Component Capacitor Model.
Figure J.2. Comparison between a Murata Electronics Capacitor and Ideal ADS
Component Capacitor Model.
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Table J.2. Inductor Values.
Murata Inductor Value 47 nH
Starting Inductor Value 47 nH
Series Resistance 10 Ω
Interwinding Capacitance 0.5 pF
Figure J.3. Comparison between a Murata Electronics Inductor and Ideal ADS
Component Inductor Model.
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Figure J.4. Comparison between a Murata Electronics Inductor and Ideal ADS
Component Inductor Model.
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